|
|
|
|
LEADER |
01231nam a2200265 a 4500 |
001 |
1/31598 |
008 |
061122s2006 ne a b i 001 0 eng |
020 |
|
|
|a 0123705975
|
035 |
|
|
|l 33919
|
040 |
|
|
|a DLC
|b GR-PeUP
|
082 |
0 |
0 |
|a 621.39'5 VLS
|
245 |
0 |
0 |
|a VLSI test principles and architectures :
|b design for testability /
|c edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen.
|
260 |
|
|
|a Amsterdam ;
|a Boston :
|b Elsevier / Morgan Kaufmann Publishers,
|c c2006.
|
300 |
|
|
|a xxx, 777 σ. :
|b εικ. ;
|c 25 εκ.
|
490 |
1 |
|
|a The Morgan Kaufmann Series in Systems on Silicon ;
|
504 |
|
|
|a Περιέχει βιβλιογραφία και ευρετήριο
|
650 |
|
4 |
|a Integrated circuits
|x Very large scale integration
|x Testing.
|
650 |
|
4 |
|a Integrated circuits
|x Very large scale integration
|x Design.
|
700 |
1 |
|
|a Wang, Laung-Terng.
|
700 |
1 |
|
|a Wu, Cheng-Wen,
|c EE Ph. D.
|
700 |
1 |
|
|a Wen, Xiaoqing.
|
830 |
|
|
|a The Morgan Kaufmann series in systems on silicon.
|
852 |
|
|
|a INST
|b UNIPILB
|c MAIN
|e 20061122
|h 621.39'5 VLS
|p 00151525
|q 00151525
|t LOAN
|y 0
|4 1
|
856 |
4 |
1 |
|3 Πίνακας περιεχομένων :
|u http://www.loc.gov/catdir/toc/ecip069/2006006869.html
|
856 |
4 |
|
|d /webopac/covers/02/33919_0123705975.jpg
|