|
|
|
|
| LEADER |
01797cam a2200361 a 4500 |
| 001 |
1/38611 |
| 008 |
091022s2009 enka 001 0 eng d |
| 020 |
|
|
|a 9780073529530 (hbk. : alk. paper)
|
| 020 |
|
|
|a 0073529532 (hbk. : alk. paper)
|
| 020 |
|
|
|a 9780071287654 (pbk.)
|
| 020 |
|
|
|a 0071287655 (pbk.)
|
| 035 |
|
|
|l 41255
|
| 040 |
|
|
|a DLC
|c GR-PeUP
|
| 082 |
0 |
0 |
|a 621.39΄5 BRO
|
| 100 |
1 |
|
|a Brown, Stephen.
|
| 245 |
1 |
0 |
|a Fundamentals of digital logic with VHDL design /
|c Stephen Brown and Zvonko Vranesic.
|
| 250 |
|
|
|a 3η έκδ.
|
| 260 |
|
|
|a New York, NY :
|b McGraw-Hill,
|c c2009.
|
| 300 |
|
|
|a xx, 939 σ. :
|b εικ. ;
|c 24 εκ. +
|e 1 οπτικό δίσκο Η/Υ.
|
| 490 |
1 |
|
|a McGraw-Hill Series in Electrical and Computer Engineering ;
|
| 500 |
|
|
|a Περιέχει ευρετήριο.
|
| 500 |
|
|
|a Accompanying CD-ROM contains Altera's Quartus II CAD system and all VHDL examples presented in the book.
|
| 538 |
|
|
|a Minimum system requirements (PC): Pentium III processor or later; Windows XP or later; USB port for connecting a USB-Blaster; TCP/IP networking protocol installed; Internet Explorer 6.0 or later.
|
| 650 |
|
4 |
|a Logic circuits
|x Design and construction
|x Data processing.
|
| 650 |
|
4 |
|a Logic design
|x Data processing.
|
| 650 |
|
4 |
|a VHDL (Computer hardware description language).
|
| 700 |
1 |
|
|a Vranesic, Zvonko G.
|
| 830 |
|
|
|a McGraw-Hill Series in Electrical and Computer Engineering.
|
| 852 |
|
|
|a INST
|b UNIPILB
|c MAIN
|e 20091022
|h 621.39΄5 BRO
|p 00159466
|q 00159466
|t LOAN
|y 0
|4 1
|
| 856 |
4 |
|
|d /webopac/covers/02/41255_9780073529530.jpg
|z (hbk. : alk. paper)
|
| 856 |
4 |
|
|d /webopac/covers/02/41255_0073529532.jpg
|z (hbk. : alk. paper)
|
| 856 |
4 |
|
|d /webopac/covers/02/41255_9780071287654.jpg
|z (pbk.)
|
| 856 |
4 |
|
|d /webopac/covers/02/41255_0071287655.jpg
|z (pbk.)
|
