VHDL coding and logic synthesis with Synopsys /
This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant...
| Κύριος συγγραφέας: | Lee, Weng Fook. |
|---|---|
| Μορφή: | Ηλεκτρονική πηγή |
| Γλώσσα: | English |
| Στοιχεία έκδοσης: |
San Diego :
Academic Press,
c2000.
|
| Θέματα: | |
| Διαθέσιμο Online: |
http://www.sciencedirect.com/science/book/9780124406513 |
| Ετικέτες: |
Προσθήκη ετικέτας
Δεν υπάρχουν, Καταχωρήστε ετικέτα πρώτοι!
|
| LEADER | 03143nam a2200349 a 4500 | ||
|---|---|---|---|
| 001 | 1/45403 | ||
| 008 | 140827s2000 us 001 0 eng | ||
| 020 | |a 9780124406513 | ||
| 020 | |a 0124406513 | ||
| 020 | |a 9780080520506 (electronic bk.) | ||
| 020 | |a 0080520502 (electronic bk.) | ||
| 020 | |a 1281046701 | ||
| 020 | |a 9781281046703 | ||
| 035 | |l 48363 | ||
| 040 | |a OPELS |b eng |c OPELS |d OCLCQ |d N$T |d YDXCP |d BTCTA |d IDEBK |d E7B |d MERUC |d OCLCF |d GR-PeUP | ||
| 100 | 1 | |a Lee, Weng Fook. | |
| 245 | 1 | 0 | |a VHDL |h [electronic resource] : |b coding and logic synthesis with Synopsys / |c Weng Fook Lee. |
| 260 | |a San Diego : |b Academic Press, |c c2000. | ||
| 300 | |a 1 online resource (xxiv, 392 p.) | ||
| 520 | |a This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design. | ||
| 505 | 0 | |a List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index. | |
| 504 | |a Includes bibliographical references and index. | ||
| 650 | 4 | |a VHDL (Computer hardware description language). | |
| 655 | 4 | |a Electronic books. | |
| 852 | |a INST |b UNIPILB |c EBOOKS |e 20140827 |p 00b48363 |q 00b48363 |t ONLINE |y 0 | ||
| 856 | 4 | 0 | |3 ScienceDirect |u http://www.sciencedirect.com/science/book/9780124406513 |
| 856 | 4 | |d /webopac/covers/03/48363_9780124406513.jpg | |
| 856 | 4 | |d /webopac/covers/03/48363_0124406513.jpg | |
| 856 | 4 | |d /webopac/covers/03/48363_9780080520506.jpg |z (electronic bk.) | |
| 856 | 4 | |d /webopac/covers/03/48363_0080520502.jpg |z (electronic bk.) | |
| 856 | 4 | |d /webopac/covers/03/48363_1281046701.jpg | |
| 856 | 4 | |d /webopac/covers/03/48363_9781281046703.jpg | |